

;1A2 VECTOR SCOPE
 ;TAPE RECORDER

NC	1A1-0	V12-PLUS	1A2-0
EIA-OUT	1A1-1	V12-MINUS	1A2-1
EIA-IN	1A1-2	BRIGHT	1A2-2
HIGH-EIA	1A1-3	X-SCOPE	1A2-3
HIGH-EIA	1A1-4	V12-PLUS	1A2-4
HIGH-EIA	1A1-5	V12-MINUS	1A2-5
GND	1A1-6	Y-SCOPE	1A2-6
HIGH-EIA	1A1-7	NC	1A2-7
NC	1A1-8	NC	1A2-8
NC	1A1-9	NC	1A2-9
CLEAR-PC	1A1-10	NC	1A2-10
CLEAR	1A1-11	NC	1A2-11
NC	1A1-12	T-CLO-IN	1A2-12
NC	1A1-13	TAPE-IN	1A2-13
NC	1A1-14	T-CLO-OUT	1A2-14
NC	1A1-15	TAPE-OUT	1A2-15
NC	1A1-16	NC	1A2-16

60-HZ-CLOCK	2E11-0
POWER-ON	2E11-1
BATT-5-N	2E11-2
BATT-5-N	2E11-3
BATT-5	2E11-4
BATT-5	2E11-5
TIMER	2E11-6
PWR-DN	2E11-7
NC	2E11-8
NC	2E11-9
BATT-12	2E11-10
BATT-12	2E11-11
BATT-12-N	2E11-12
BATT-12-N	2E11-13
NC	2E11-14
V12-MINUS	2E11-15
V12-MINUS	2E11-16

;POWER CONNECTOR

TFH0: BUS INPUT CHANNELS?
 ;CM ADDRESS ;CM DATA OUT ;BUFFERED
 BUS OUTPUTS

CRA-0	1E12-0	CRM-0	1E10-0	BUS-0-B	1E12-0
CRA-1	1E12-1	CRM-1	1E10-1	BUS-1-B	1E12-1
CRA-2	1E12-2	CRM-2	1E10-2	BUS-2-B	1E12-2
CRA-3	1E12-3	CRM-3	1E10-3	BUS-3-B	1E12-3
CRA-4	1E12-4	CRM-4	1E10-4	BUS-4-B	1E12-4
CRA-5	1E12-5	CRM-5	1E10-5	BUS-5-B	1E12-5
CRA-6	1E12-6	CRM-6	1E10-6	BUS-6-B	1E12-6
CRA-7	1E12-7	CRM-7	1E10-7	BUS-7-B	1E12-7
CRA-8	1E12-8	CRM-8	1E10-8	BUS-8-B	1E12-8
CRA-9	1E12-9	CRM-9	1E10-9	BUS-9-B	1E12-9
CRA-10	1E12-10	CRM-10	1E10-10	BUS-10-B	1E12-10
CRA-11	1E12-11	CRM-11	1E10-11	BUS-11-B	1E12-11
STACK-A-0	1E12-12	CRM-12	1E10-12	BUS-12-B	1E12-12
STACK-A-1	1E12-13	CRM-13	1E10-13	BUS-13-B	1E12-13
STACK-A-2	1E12-14	CRM-14	1E10-14	BUS-14-B	1E12-14
STACK-A-3	1E12-15	CRM-15	1E10-15	BUS-15-B	1E12-15
CRMWWRITE	1E12-16	SM-PULLUP	1E10-16		

MA-0	2E12-0	MEM-0	2E10-0
MA-1	2E12-1	MEM-1	2E10-1
MA-2	2E12-2	MEM-2	2E10-2
MA-3	2E12-3	MEM-3	2E10-3
MA-4	2E12-4	MEM-4	2E10-4
MA-5	2E12-5	MEM-5	2E10-5
MA-6	2E12-6	MEM-6	2E10-6
MA-7	2E12-7	MEM-7	2E10-7
MA-8	2E12-8	MEM-8	2E10-8
MA-9	2E12-9	MEM-9	2E10-9
MA-10	2E12-10	MEM-10	2E10-10
MA-11	2E12-11	MEM-11	2E10-11
MA-12	2E12-12	MEM-12	2E10-12
MA-13	2E12-13	MEM-13	2E10-13
MA-14	2E12-14	MEM-14	2E10-14
MA-15	2E12-15	MEM-15	2E10-15

;MAIN MEMORY ADDRESS ;MEMORY DATA OUT ;MEMORY DATA IN


;DEBUGGING POINTS ;CONTROLS

10J1-0	NCLOCK-OUT	1E11-0	CLEAR
10J1-1	READ-27	1E11-1	
10J1-2	WRITE-27	1E11-2	CLEAR-PC
10J1-3	FROM-10	1E11-3	HIGH
10J1-4	FROM-11	1E11-4	NC
10J1-5	POP	1E11-5	NC
10J1-6	RC	1E11-6	SW-CRM
10J1-7	PUSH	1E11-7	SC-SWITCH
10J1-8	RET	1E11-8	STEP-HIGH
10J1-9	AA-0	1E11-9	STEP-LOW
10J1-10	AA-1	1E11-10	RATE-A
10J1-11	AA-2	1E11-11	RATE-B
10J1-12	INT-0	1E11-12	RATE-C
10J1-13	INT-1	1E11-13	RATE-D
10J1-14	INT-2	1E11-14	HIGH-4
10J1-15	INT-3	1E11-15	NC
10J1-16	INS-60000	1E11-16	NC


10J2-0	VCC	1E12-0	BUSWRITE
10J2-1	V12-MINUS	1E12-1	BUSREAD
10J2-2	KB-PARITY	1E12-2	BB-0
10J2-3	KB-STROBE	1E12-3	BB-1
10J2-4	KB-0	1E12-4	BB-2
10J2-5	KB-OENB-H	1E12-5	BB-3
10J2-6	KB-1	1E12-6	BB-4
10J2-7	KB-SH-H	1E12-7	BB-5
10J2-8	KB-2	1E12-8	NC
10J2-9	KB-CTRL	1E12-9	NC
10J2-10	KB-3	1E12-10	NC
10J2-11	KB-4	1E12-11	NC
10J2-12	KB-5	1E12-12	NC
10J2-13	KB-RESET	1E12-13	NC
10J2-14	KB-6	1E12-14	NC
10J2-15	KB-7	1E12-15	NC
10J2-16	KB-ERROR	1E12-16	NC

;KEYBOARD

; PUSH stores PC+1 in 16-deep stack.
 POP increments during current cycle,
 PUSH decrements in next cycle.





; POP ADDS 1, PUSH ADDS 17







;SERVE forces STACK-N to 111 111 111 111 for
 interrupt servicing; i.e., to address 0

;JBUS is tri-state PC-address bus. POP attaches stack. JMP-LOW attaches crm
 for jumps. CMEN attaches BUS for crm-loading. Default is JSUM (page 9).



NTFH2 2D16 MUST BE 74 S 00
;inhibit pop during POPJI
priority interrupt



;if CRM-9 is 1 in an operate-class instruction (0 8xx xx1), it is a 32-bit 2-cycle command. The INHIBIT signal disables the instruction decoder in cycle 2 and connects CRM output to the A-BUS. A = OP(+1,B). EXCEPTION: during CWRITE, normal arithmetic is done and the result goes into CRM data input

;CMEM orders use "RESULT" of last instruction for CRM address, using automatic "push-pop" to remember the location during the inhibited cycle. CWRITE gets data from BUS in second cycle.

```


; READ A B      WRITE A B
M(A) ==> B     B ==> M(A)
                and OP(A,B)==>A
028 008        024 008
INC 022 048    026 048
DEC 020 028    024 028




```

```


CREAD A B      CWRITE A B
021 008        025 008
OP(C(RESULT),B)==>A
OP(A,B)==>C(RESULT)
                and also ==>A

```






;1808 is ROTATE, suppressed during memory cycles.





;MROT is 0110, suppressed by STD





;STD suppresses logic.



;CRM-11-K = CRM-11-H UNLESS OPCLASS



;Read from working register.




;DATA-READY-RESET STRETCHED FOR TWO CYCLES






;THE CODES FOR THE ALU ARE LATCHED FROM AU-3 AU-2 AU-1 AU-0 TO 0-0-0-0 FROM 0-1-1-0 SH-ROT-H 1-0-0-0 SH-CRM-H 0-1-1-0 IS CHANGED TO 0-0-1-0

NOP; NO AWRITE OPIF C-BIT




;AWRITE after OPCLASS except when suppressed by NOP or OPIF-and-C-BIT. ALSO, AWRITE WITH GET <10, B.






;7437'S REQUIRED TO DRIVE
LARGE ALU LOAD



; OP IS 1111

C-BIT-L ^{1B02} C-BIT-LH




;pin 6 inverts, diagram wrong!

;MINUS1-BIT is low if BUS=177777 ;RSD is UART data-out-ready
;073720=skip2 unless -1 ;SDR is UART-data-in-ready


;DISPATCH SELECTORS SHOULD BE S CHIPS
;DIS COMMAND SEL(2) MASK(4) 0000 MASK INVERTED

LOGIC	ARITHMETIC
0000 A	4000 ROTATE
0020 AB'	4020 A - 1
0040 AB	4040 ADC
0060 NOR	4060 A+B
2000 OR	6000 A - B
2020 XOR	6020 SBC
2040 MROT	6040 A + 1
2060 ?	6060 ARS



;NOTE: WRITE-UART is latched to stretch 228ns pulse

;NOTE BUSWRITE is an 88 ns pulse



;PAGE 17

;PLOT sets PLOT-LH latch which holds PC on next instruction until IR-1 becomes 0 so next instruction is repeated

;IR-8 is and-ed with AA-8 and BB-8, so that (for example) the next instruction alternates ADD 4 2, ADD 5 3

;To plot a vector, load IR with 1-2x(length). When an ADD overflows, the X or Y counter selected by IR-8 is incremented or decremented according to the sign of the B-addend.

1000 AA 0-2
 1001 XP 5-11
 1010 XR 0-5
 1011 CRM 0-5



:B-INDIRECT HIGH CAUSES :
 CRM-2 CRM-1 CRM-0

1100 AA 0-2
 1101 XP 6-8 1110 XR 0-2
 1111 CRM 0-2


:SH-CRM-H makes B-SELECT = 00
 so that the new B-address
 is the previous A-address.

:B-ADDRESS IS CRM 0-5 DEFAULT
 UNLESS B-INDIRECT IS HIGH


:SH-POT-H FORCES DEFAULT.
 CRM-3 LOW FORCES DEFAULT
 1XXXX OR X1XXXX UNLESS OPCLASS



: A-ADDRESS CONTROL




:Set AA-0 = 0 on alternate
 vector-generator cycles




:JUMPS AND POPS DO NOT CHANGE
 A-ADDRESSES. AFTER RETURN, EXECUTING
 "GET A 10" WILL READ INTO A THE CONTENTS
 OF THE LAST REGISTER LOADED

:USE 74 LS 153

:BB-BLANK used in vector generation




:IF B-ADDRESS IS SELECT FOR B-ADDRESS SOURCE
 : 10 AA 0-2. This is forced by SH-CRM-H.
 : 11 IR 6-11 or 6-8 if B-inhibit
 : 12 IR 0-5 or 0-2 if B-inhibit
 : CRM 0-5 DEFAULT



:VECTOR-GENERATOR OUTPUT REGISTERS


:BUFFER - DRIVEN FROM 74LS136




:BLOCKS ADD-1 DURING VECTOR


:12 BIT ADDER FOR INCREMENTING AND ADDING DISPATCH OFFSET

:USE 79 967'S






IC12
:THIS LINE PULLED LOW ENGAGES BOOTSTRAP LOADER



:SW-CRM LOW DISABLES CRM;
SHOULD ATTACH SWITCHES TO CRM-<N>
:LOAD-HIGH DISABLES CRM EXCEPT DURING
CPMWRITE, SO THAT LOADER
CAN LOAD INTO CRM

:SEE NOTE-




1018

:When enabled, these gate CPM output into the A-BUS during the second phase of 32-bit instructions. The A-READ lines on the register file are disabled and the INHIBIT lines prevent execution of the cpm data as an instruction.

:Bootstrap loader has to terminate with a jump and attach control memory. Next-to-last instruction should be GET (10) 23 to set un-load trigger. THE USE OF GET 10 IR IS ARBITRARY.


SHO
X13/1
XSCA
13
DEPP
XTE




; ALU OUTPUT INTO "SH" INPUTS
 ; "RH" ARE INTERMEDIATE SHIFT LINES
 ; SHIFTER OUTPUTS GO TO MAIN BUS

; THREE STEPS OF ARITH RIGHT SHIFT




; SELECT SHIFT SIZE FROM CRM OR B-ADDRESS






; 1-X-X-X-Y <ADDR>
IS CONDITIONAL JUMP

; 12-BIT IR AND COUNTER



;LOAD-HIGH to make BPL branch
during ROM-LOAD


;CRM-18 IS EXTRA BIT FOR PARITY OR WHATEVER




; PARITY IN

;USE 93425 TRI-STATE RAMS




;14-PIN PULLUP




;BUS BUFFERED FOR GENERAL OUTPUT USE



;SOCKETS FOR TWO 32 X 8
ROMS FOR LOADER






NOTES


TFH ORDER CODE

04-APR-76 16:56

HQM; NTFH15




:1A15



: Y-OUT AND X-OUT NEED PROTECTION DIODES

:1A9

: THIS IS A 72747 OP-AMP



:1A8




: ANALOG FEEDBACK NET


: PINS 4 AND 10 EACH HAVE 470PF CAP TO GND

:1A10

: PINS 9 10 15 16 HAVE DAC PROTECTION DIODES

: PUT NEAR VECTOR GENERATOR






NTFH18 COUNTER-CHAINS SHOULD NOT HAVE ANY CLEAR INPUT

;DIVIDE BY 8
;BIT COUNTER

;DIVIDE BY 98
;CHARACTER COUNTER


;DIVIDE BY 263 OR 262




TIMING CHAIN

02-APR-76 15:14


HQM: NTFH18







:BATT. POWER





RE-CIRCULATE TEXT-LINE ITEM: D0119, D0221, D0222, D0223 MUST BE LS 157 CHIPS







2030











MEMORY ADDRESS REGISTER

2500


29-FEB-76 14:32

HQM; NTFH25






;CRYSTAL
11.34 MHZ




:189




;STC-LOW =STOP FOR MEM ACCESS

;SC=RUN\SINGLE-STEP





;ACL = MAIN
PROCESSOR CLOCK



;FREQUENCY
DOUBLER
;CCE IS EARLY CLOCK



;PEN 800 = PEN-DOWN
 III = PEN-UP
 other bits DOT Lines





DATA RATE SELECTOR


31-MAR-76 16:27

HQM: NTFH29

;FIRST 4K OF MAIN MEMORY on main board



Other two gates on IC14 (TFH-10)
CONNECT
ZE13-1 ZEJ1-3 (BATT-5-N)
ZE16-1 ZEJ1-4
ZE13-10 ZEJ1-11 (BATT-12)
ZE16-10 ZEJ1-12
ZE13-11 ZEJ1-65 (BATT-5)
ZE16-11 ZEJ1-66
BE SURE WIRELIST DOESN'T CONNECT 1-18-11 ON MEMORY CHIPS



use signetics Z604's

;4K BY 8-BIT FONT MEMORY